S2C Accelerates FPGA-based Prototype Development with TAI Player Pro Version 5.1
Sep 03, 2014

SAN JOSE, Calif. —— Sept. 3, 2014 - S2C, announced today the release of TAI Player Pro version 5.1. This latest release helps to accelerate prototype development, increase engineering productivity, and achieve the maximum performance from your prototype.

"The new version of TAI Player Pro enhances the power and capability of our entire line," said Toshio Nakama, CEO of S2C. "It's a powerful configuration tool " we recently had a customer partition a 300 million gate design over 24 FPGAs. In addition, TAI Player Pro is a runtime tool that can monitor and control several FPGA-based platforms across the network. I’m very pleased to provide this new level of capability to our customers."

About TAI Player Pro

TAI Player Pro is tightly integrated with S2C's family of Logic Module prototyping systems and provides two major functions. The first is to map a design across one or more FPGAs which includes partitioning, plus managing synthesis and FPGA P&R tools. TAI Player Pro automatically inserts LVDS pin-multiplexing to insure a design can be partitioned across multiple FPGAs and maintain good prototype performance.

The second function of TAI Player Pro is to monitor and control a running prototype. It provides advanced features such as global clock management, hardware self-test, remote-controlled power-up sequencing, and Virtual Switches and LEDs—— a remote I/O feature that feels like real hardware – perfect for simple tasks such as changing a setting or indicating a condition.

TAI Player Pro handles not only single board configurations (single, dual, and quad FPGAs) but multi-board configurations that can accommodate the largest of designs. Robust and battle-tested, TAI Player Pro is currently used in production by more than 200 customers.

About S2C

S2C's flexible, expandable and reusable hardware architecture combined with transaction-based links to system simulations make S2C's solution an ideal common platform for major design phases from algorithm exploration, IP design, system integration to compatibility testing. S2C currently has offices or representatives in the US, Europe, Japan, Korea, China, Taiwan, and India.



Request for Quote

What type of chip are you designing?
What is the capacity of the ASIC gate included in the design?
5 million-20 million
20 million-50 million
50 million-100 million
100 million-1 billion
More than 1 billion
Which FPGA do you prefer to use?
Xilinx VU440
Xilinx KU115
Xilinx VU19P
Xilinx VU13P
Xilinx VU9P
Intel S10-10M
Intel S10-2800
Not sure, need professional advice
What kind of FPGA configuration do you need?
Single FPGA
Dual FPGA
Four FPGAs
Eight FPGAs
Not sure, need professional advice
What kind of peripheral interface do you need?
How many prototype verification platforms do you need?
Do you need the following tools?
Segmentation tool
Multiple FPGA debugging tools
Co-modeling tool (allows large amounts of data to interact between FPGA and PC host)
When do you need to use our products?
0-6 months
6-12 months
More than 12 months
Not sure
Any additional comments?
Submit
Enter your phone number and we will call you back immediately
Enter your phone
Verification code

This site uses cookies to collect information about your browsing activities in order to provide you with more relevant content and promotional materials, and help us understand your interests and enhance the site. By continuing to browse this site you agree to the use of cookies. Visit ourcookie policy to learn more.