Advanced high performance bus (AHB) and advanced peripheral bus (APB) to connect with processors and IP
Features
Protocol
Model Link
Introduction
Advanced Peripheral Bus (APB) is designed for low bandwidth control accesses, like register interfaces on system peripherals. This bus has an address and data phase similar to AHB, but a much reduced, low complexity signal list. The Advanced High performance Bus (AHB) is also a bus protocol introduced by ARM. It has larger bus widths compared to the previous releases. AHB is capable of waits, errors and bursts.
Overview
This library provides a system-level modelling implementation of the AMBA 2 and the updated AMBA 3 specification from ARM. This library supports the AHB, AHB-lite, multi-layer AHB and APB. The blocks are completely flexible and can be configured for almost any topology. The blocks can be connected to hardware components, accelerators or custom-programmed blocks - SystemC or using the Genesis graphical environment. Using these components, the user can assemble, configure, simulate, debug, and analyse the power consumption and performance of the next-generation SoC. The performance attributes and the various power modes of the AHB/APB embedded in the library block. The library contains a number of traffic models that have been pre-built and parameterized to simulate dynamic system operations.
Parameters Used
The library contains over 20 application templates that provides detailed examples of usage along with different ARM processors, Network-on-Chip (NoC), memory controllers, DDR, accelerators, bridges, crossbars, media devices, Wi-Fi, and I/O’s. The reports and statistics provide detailed report on activity per connected node, read and write latency, utilization, throughput and buffer activity. Some of the parameters used in AMBA APB/AHB are as follows:
The model, containing the AHB/APB can accept an Excel spreadsheet to define the traffic sequences. Some of the key features of Genesis AMBA AHB model are as follows:
Library Components:
AMBA-Implements data transfer between processor and memory through AMBA bus
Parameters
Analysis