产品服务
赋能芯片设计,塑造芯片未来

AHB and APB

Advanced high performance bus (AHB) and advanced peripheral bus (APB) to connect with processors and IP

Features

  • Supports read, write, retry, and split operations 
  • Supports single-edge clock protocol 
  • Supports multiple bus masters and slaves 
  • Supports burst transfers 
  • Supports pipelined address phase operations 
  • Supports single cycle bus master handover 
  • Supports round robin algorithm 

Protocol

  • AMBA AHB
  • AMBA APB 

Model Link

  • https://www.mirabilisdesign.com/launchdemo/demo/Bus_Std/AHB_AXI/AHB_AXI_Bus 

Introduction

Advanced Peripheral Bus (APB) is designed for low bandwidth control accesses, like register interfaces on system peripherals. This bus has an address and data phase similar to AHB, but a much reduced, low complexity signal list. The Advanced High performance Bus (AHB) is also a bus protocol introduced by ARM. It has larger bus widths compared to the previous releases. AHB is capable of waits, errors and bursts.

Overview

This library provides a system-level modelling implementation of the AMBA 2 and the updated AMBA 3 specification from ARM. This library supports the AHB, AHB-lite, multi-layer AHB and APB. The blocks are completely flexible and can be configured for almost any topology. The blocks can be connected to hardware components, accelerators or custom-programmed blocks - SystemC or using the Genesis graphical environment. Using these components, the user can assemble, configure, simulate, debug, and analyse the power consumption and performance of the next-generation SoC. The performance attributes and the various power modes of the AHB/APB embedded in the library block. The library contains a number of traffic models that have been pre-built and parameterized to simulate dynamic system operations.

Parameters Used 

The library contains over 20 application templates that provides detailed examples of usage along with different ARM processors, Network-on-Chip (NoC), memory controllers, DDR, accelerators, bridges, crossbars, media devices, Wi-Fi, and I/O’s. The reports and statistics provide detailed report on activity per connected node, read and write latency, utilization, throughput and buffer activity. Some of the parameters used in AMBA APB/AHB are as follows:

  • Bus_Speed_Mhz: Speed of the bus
  • Burst_Size_Bytes: Determines the maximum length of the transaction 
  • FIFO_Buffers: Size of the buffer at each master or slave
  • FCFS- First-Come First-Serve
  • Round_Robin_Port_Array: Order of each master and slave port for the Round Robin arbitration 
  • Devices connected via each port
  • Split and Retry

The model, containing the AHB/APB can accept an Excel spreadsheet to define the traffic sequences. Some of the key features of Genesis AMBA AHB model are as follows:

  • Single edge clock protocol
  • Split transactions
  • Multiple bus masters and slaves
  • Burst transfers
  • Retry transactions
  • Wait states
  • Single outstanding transaction
  • Pipelined address phase operations
  • Single-cycle bus master handover
  • Large bus widths
  • AHB Bus Matrix
  •  

Library Components:

  • AHB
  • APB
  • Bridge

AMBA-Implements data transfer between processor and memory through AMBA bus

  • Block diagram

image.png

Parameters

image.png

Analysis

image.png

获取原型验证方案

您在设计什么类型的芯片?
设计中含的ASIC门容量为?
500万 - 2千万
2千万 - 5千万
5千万 - 1亿
1亿 - 10亿
大于10亿
您倾向于使用哪款FPGA?
赛灵思 VU440
赛灵思 KU115
赛灵思 VU19P
赛灵思 VU13P
赛灵思 VU9P
英特尔 S10-10M
英特尔 S10-2800
不太确定,需要专业建议
您需要什么样的FPGA配置?
单颗FPGA
双颗FPGA
四颗FPGA
八颗FPGA
不太确定,需要专业建议
您需要什么样的外设接口?
您需要多少数量的原型验证平台?
您是否需要以下工具?
分割工具
多FPGA调试工具
协同建模工具(允许大量数据在 FPGA 与 PC 主机之间进行交互)
您什么时间内需要使用到我们产品?
0-6个月
6-12个月
大于12个月
不太确定
其他
提交
输入您的电话,我们即刻给您回电
输入您的电话
验证码
您也可直接拨打电话:400 8888 427 或添加企业微信
电话咨询
微信咨询
企业微信咨询
TOP
企业微信咨询