产品服务
赋能芯片设计,塑造芯片未来

AMBA Interfaces

Complete list of CoreLink, AMBA 1-5, DMA, Bridges, and other associated interfaces

AMBA Interface Models

  • AMBA AHB/APB Advanced high performance bus (AHB) and advanced peripheral bus (APB) to connect with processors and IP
  • AMBA AHB Bus Matrix AMBA-AHB multilayer bus matrix with self-motivated arbitration scheme
  • AMBA AXI/ACE AMBA Advanced eXtensible Interface (AXI) point-to-point bus
  • AMBA CoreLink CMN-600 CoreLink CMN-600 Coherent Mesh Network has been designed for extremely high data transfer
  • AMBA CHI5 AMBA 5 CHI network provides high-frequency, non-blocking data

An example of AMBA interface is the AMBA-AHB Multilayer Bus matrix with self-motivated arbitration scheme. The ARM Advanced Microcontroller Bus Architecture (AMBA) is an open-standard, on-chip inter-connects specification for the connection and management of functional blocks in system-on-a-chip (SoC) designs.  AMBA is widely used on a range of ASIC and SoC parts including applications processors. The Advanced Microcontroller Bus Architecture (AMBA) specification defines an on-chip communications standard for designing high-performance embedded microcontrollers. An important aspect of a SoC is not only which components or blocks it houses, but also how they interconnect. AMBA is a solution for the blocks to interface with each other. The ARM–AMBA CoreLink is witnessed to provide faster speeds.

The Genesis Architect gives exactly the same liberty as to the designer can interconnect the buses to form a large core according to the specification at hand. Genesis Architect, consists of numerous blocks like the bus interface, bus arbiter or the DMA database etc. It aims at minimizing the silicon infrastructure while supporting high-performance and low-power on-chip communications. The major objective of Genesis is to provide technology independence and to encourage modular system design. Furthermore, it strongly encourages the development of reusable peripheral devices while minimizing silicon infrastructure.

获取原型验证方案

您在设计什么类型的芯片?
设计中含的ASIC门容量为?
500万 - 2千万
2千万 - 5千万
5千万 - 1亿
1亿 - 10亿
大于10亿
您倾向于使用哪款FPGA?
赛灵思 VU440
赛灵思 KU115
赛灵思 VU19P
赛灵思 VU13P
赛灵思 VU9P
英特尔 S10-10M
英特尔 S10-2800
不太确定,需要专业建议
您需要什么样的FPGA配置?
单颗FPGA
双颗FPGA
四颗FPGA
八颗FPGA
不太确定,需要专业建议
您需要什么样的外设接口?
您需要多少数量的原型验证平台?
您是否需要以下工具?
分割工具
多FPGA调试工具
协同建模工具(允许大量数据在 FPGA 与 PC 主机之间进行交互)
您什么时间内需要使用到我们产品?
0-6个月
6-12个月
大于12个月
不太确定
其他
提交
输入您的电话,我们即刻给您回电
输入您的电话
验证码
您也可直接拨打电话:400 8888 427 或添加企业微信
电话咨询
微信咨询
企业微信咨询
TOP
企业微信咨询