If you can't see the information, please click here
S2C Newsletter
2013 Spring Issue

Chairman's Corner
Mon-Ren Chene
Chairman and CTO

In the past few months, I have seen an increasing number of projects adopting the vitex-7 2000T FPGA for SoC/ASIC prototyping. S2C has shipped various models of our new V7 TAI Logic Modules to over 20 customers in this period and we are eager to share our experiences with you. Two important features that many customers have shown strong demand for are support for high-speed gigabit transceivers and pin-multiplexing using LVDS technology.

In regards to high-speed Transceiver support, S2C has run extensive tests on both our Quad and Dual V7 TAI Logic Modules at up to 10Gbps using Xilinx IBERT software. This means that we can comfortably support PCIe Gen3, which need to run at 8Gbps. S2C has also developed several interface cards based on vitex-7 GTX Transceivers, including a 4-lane PCIe Gen2 interface card.

  • What I think about Xilinx vitex-7 2000T & Vivado Design Kit
  • New Quad vitex-7 2000T Rapid ASIC Prototyping Platform Optimized for Design Partitioning
  • Largest Prototype Ready™ Interfaces Library for vitex-7 based ASIC Prototyping

  • Pin multiplexing using LVDS is an extremely important feature for large designs that need to be partitioned into multiple FPGAs. Traditional Time Domain Multiplexing (TDM) using single-ended signals becomes slow and unreliable when multiplexing large amounts of design interconnections between FPGAs. Therefore, S2C has invested a significant amount of engineering resources into both the hardware design of V7 TAI Logic Modules, to optimize for running high-speed pin multiplexing using LVDS, and into software that automates partitioning, inserts LVDS pin-multiplexing circuits and runs self-testing. We now have a demo on our Quad V7 TAI Logic Module of running 80 pairs of LVDS between all of the 4 FPGA simultaneously at 1Gbps, with a pin multiplexing ratio of up to 1:64. Our demo using a pin multiplexing ratio of 1:24 can achieve a total system performance of 16MHz.

    This year, S2C will continue to host the 6th annual SoCIP conferences in Shanghai on May 21st and Beijing on May 23rd. If you are in the area, I invite you to visit our event and see many of our V7 TAI Logic Module demos mentioned above firsthand. Several of S2C’s Silicon IP and technology partners will also be showcasing their latest SoC design technologies, together with real customer case studies. S2C will also join the 50th DAC in Austin, Texas from June 2-5. I hope to meet you personally at one of the S2C events.

    What I think about Xilinx vitex-7 2000T & Vivado Design Kit

    In 2012, S2C successively released Single, Dual and Quad Xilinx vitex-7 2000T FPGA-based SoC/ASIC prototyping systems. Given that the latest technology employed by vitex-7 (V7) FPGA is new both to the industry and to S2C’s customers, many customers have called upon us to inquire about the new FPGA features and their software support. For the purpose of answering these questions, this blog provides a brief overview of the Xilinx V7-2000T FPGA, which currently boasts the largest gate capacity in the industry , and the brand-new Vivado software design kit that supports the FPGA.

    About the Xilinx vitex-7 2000T

    The vitex-7 2000T device is made from four silicon dies assembled into one package and referred to as “3D IC” by Xilinx. However, from user’s perspective, you conceive it as one extra-large FPGA similar to any previous generation FPGAs. The design implementation steps are also almost identical to those from previous generation FPGA devices.

    New Quad vitex-7 2000T Rapid ASIC Prototyping Platform Optimized for Design Partitioning

    S2C Inc. recently announced the addition of the newest prototyping platform, Quad V7, to its V7 TAI Logic Module series, a new generation of SoC/ASIC prototyping hardware based on Xilinx’s vitex-7 2000T devices. S2C’s V7 TAI Logic Module series use up to 9 vitex-7 2000T devices on a single board to make SoC/ASIC prototyping a productive experience for designs of any size from 20 million up to 180 million ASIC gates. S2C has integrated Xilinx’s Vivado™ Design Suite in its prototype creation software flow and ChipScope™ Pro tools in its debug software for accelerated design productivity. In addition, the Quad V7 TAI Logic Module hardware is designed to run high-frequency pin-multiplexing through LVDS interconnection bus to fit designs when partitioned to multiple FPGAs.

    Largest Prototype Ready™ Interfaces Library for vitex-7 based ASIC Prototyping

    S2C Inc. announced the addition of 13 new Prototype Ready interface cards and accessories to its growing library of pre-engineered hardware and software components aimed at accelerating the development of SoC prototypes. These new modules enable users to prototype SoC designs with a variety of interfaces such as PCIe, Gigabit Ethernet, HDMI, LCD and Dual A9 ARM Processor, and work out-of-box with the new S2C’s vitex-7 TAI Logic Module Series Rapid SoC/ASIC Prototyping Platform. These pre-engineered solutions enable users to focus on SoC prototype development rather than create solutions all over again that have been engineered and verified by S2C.

    “With 13 new additions to our Prototype Ready Library, I believe, we now have the largest collection of interface cards and accessories for Rapid SoC/ASIC Prototyping Platform especially for prototyping using the latest Xilinx vitex-7 FPGAs,” said Toshio Nakama, CEO of S2C. "We have designed the new V7 TAI Logic Module series to be compatible with our previous generation platforms so that our large library of Prototype Ready Interface Cards and Accessories can be reused. Existing users can also easily reuse their current Virtex-5 and Virtex-6 prototyping environment while upgrading to the latest vitex-7 2000T FPGA.”


    About S2C

    Founded and headquartered in San Jose, California, S2C has been successfully delivering rapid SoC prototyping tools since 2003. S2C provides:

    • Rapid FPGA-based prototyping hardware and automation software solution for ASIC/SoC design
    • Prototype Ready™ IP, Platforms, and Accessories
    • System-level design verification and acceleration

    S2C's value is our singular focus on SoC/ASIC development. Our highly qualified engineering team and customer-focused sales force understand our customers’ SoC development needs. S2C’s unique FPGA-based solution, using our patented TAI IP technology, enables designers to quickly assemble FPGA-based SoC prototypes on S2C FPGA boards. This gives customers an early start on software development, typically the long pole item in development schedules. Combining rapid prototyping methodologies with a comprehensive portfolio of Prototype Ready IP and advanced verification and acceleration solutions, S2C solutions greatly reduces the SoC design cycle.

    In addition to the headquarters in San Jose, CA, S2C currently has 4 direct offices located in Shanghai, Beijing, Shenzhen China and Hsinchu, Taiwan. S2C is also the organizer of the annual SoCIP seminar and exhibition in China, which brings SoC designers from the Asia-Pacific region together with international silicon IP and SoC solution vendors. For more information, visit www.s2cinc.com.

    Email: sales@s2cinc.com

    If you no longer wish to receive these emails, please reply to this message with "Unsubscribe" in the subject line or simply click on the following
    link: Unsubscribe